南華大學機構典藏系統:Item 987654321/7645
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 18278/19583 (93%)
Visitors : 2120390      Online Users : 216
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
    •  Adv. Search
    Home ‧ Login ‧ Upload ‧ Help ‧ About ‧ Administer Goto mobile version


    Please use this identifier to cite or link to this item: http://nhuir.nhu.edu.tw/handle/987654321/7645


    Title: 具有減低延遲、傾斜、串音之時脈繞線合成策略應用於多重時脈系統晶片之研究(II)
    Other Titles: Clock Routing Synthesized Strategies for Reducing Delay, Skew, and Crosstalk in Multi-Clock SoC(II)
    Authors: 蔡加春
    Contributors: 南華大學資訊工程學系
    Date: 2006
    Issue Date: 2011-03-10 10:51:09 (UTC+8)
    Appears in Collections:[Department of Computer Science and Information Engineering] NSTC Project

    Files in This Item:

    File Description SizeFormat
    952221E343007.pdf1005KbAdobe PDF1025View/Open


    All items in NHUIR are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback